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  Abstract— Predictions on limits of silicon in power devices have 
failed spectacularly in the past, but in spite of that, the theory that 
generated them is still used today and adapted for wide bandgap 
materials to justify their superior standing against silicon. The 
superjunction MOSFET was the first device to break by more 
than one order of magnitude the so-called ‘limit of silicon’ above 
600V. The current theory of superjunction seems however to 
define a new technology based limit rather than a material based 
only limit. This implies that by scaling down the dimensions, in 
particular the cell pitch, the on-state resistances can continually 
decrease by several orders of magnitude, without a boundary. 
This paper shows that the down scaling of the cell dimensions 
cannot happen indefinitely and there is a material dependent 
intrinsic limit for any power device, which no longer is limited by 
the geometry or the technology available. Using an analytical 
approach, and backed up by advanced numerical simulations, we 
show that the minimum cell pitch is 0.18 µm for silicon and 0.05 
µm for 4H-silicon-carbide, and further reduction in the cell pitch 
would result in an increase in the specific resistance. Finally, a 
new figure of merit for a superjunction MOSFET based on a 
rigorous 2D analysis is defined. 
 
Index Terms— Power devices, Superjunction, JFET, Limit of 
superjunction. 
I.  INTRODUCTION 
rom the 1980s, the power metal oxide semiconductor field 
effect transistor (MOSFET) has been dominating a major 
part of the power industry for high frequency and high 
voltage applications. In particular, the power MOSFET with a 
vertical drift region can sustain high voltages in the off-state 
with a moderately low on-state resistance. Baliga has shown 
that the specific on-state resistance of the power MOSFET 
(Rsp.standard) increases with the square of breakdown voltage, VB, 
and is inversely proportional to the cube of the critical field [1], 
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Where µn, εs, and EC are the electron mobility, the permittivity 
of a semiconductor material, and the critical electric field, 
respectively. The relationship was derived using a 1D Poisson 
theory, and for many years, when applied to silicon, the 
relationship was known as ‘the limit of silicon’.  
   While the theory was correct for a MOSFET design, it was 
wrong to infer that it could define a limit of a material. The 
introduction of the superjunction in the late 90s, has shown that 
adopting a different design based on a two-dimensional 
geometry with compensating n/p pillars in the drift region, the 
specific on-state resistance can be cut by more than order of 
magnitude [3]–[7]. The CoolMOS, concept, was released in 
1998 [7] with the catching title ‘of breaking the limit of silicon’. 
An early theoretical study of the superjunction, widely adopted 
today, concept was introduced by Fujihira [3] with the specific 
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where d is a cellpitch of a superjunction device. The main 
advantage of the use of a superjunction structure within the 
drift region is that the specific on-state resistance is linearly 
proportional to the breakdown voltage. At the same time, the 
superjunction has a potential for further reduction of Rsp by 
scaling down the cellpitch, d. Nevertheless, Fujihira’s 
approach does not consider the parasitic junction field effect 
transistor (JFET) effect, and, as a result, by decreasing the 
cellpitch, the specific resistance in Fujihira’s model can be 
reduced indefinitely without any limitation. This infers that 
there is no ‘boundary’ associated with a material in particular, 
and the minimum achievable on-state resistance is dictated by 
the technological capability. As first demonstrated by Disney 
et al [8], a parasitic JFET effect exists in the superjunction 
structure which significantly narrows the conduction width of 
the on-state current, and thus leads to an increase in the specific 
on-state resistance. This parasitic JFET effect is prominent at 
higher drain voltages, but even at zero bias, a depletion region 
exists, given by the intrinsic potential associated with the 
junction between n/p pillars. In Fig. 1(a), the effective 
conduction path is given by (d-Wbi)/2, within the drift region, 
where Wbi is the depletion region created by the built-in voltage, 
ψbi. 
   The goal of this research is to find a “true limit” and a “true 
figure of merit” for a superjunction MOSFET, and to 
understand what parameters of the material contribute to the 
ultimate limit of the superjunction. For this, a new approach 
for a superjunction MOSFET is developed to take into account 
the parasitic JFET of the superjunction. The specific on-state 
resistance is defined as the inverse of the slope in the current-
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voltage output characteristics at zero bias. As per previous 
studies, the contributions of the channel and substrate 
resistances are neglected. Under the consideration of zero-bias 
depletion width in the superjunction, the minimum resistance 
is calculated and a new figure of merit for the superjunction 
MOSFET is established. This is exemplified for silicon and 
4H-silicon-carbide (SiC) devices. As shown in Fig. 1(b), 
assuming the p-type gate is grounded, the SJ structure can be 
regarded as a grounded gate JFET. The gate of the JFET is 
connected to the source (See Fig. 1(c)), and the channel of the 
JFET is normally open. The depletion of the JFET 
(superjunction) is determined by two factors: 1) the built-in 
potential between the p-type gate (p-pillar) and the n-drift (n-




Fig.1.  Illustration of (a) the zero-bias parasitic JFET in a superjunction 
MOSFET, (b) the pillars of a superjunction as a grounded gate JFET, and (c) a 
new inner circuit model for a superjunction MOSFET 
II.  JFET MODEL OF SUPERJUNCTION MOSFET 
   It should be noted that as shown in Fig. 1(a), the p-pillar 
and the n-pillar have the same width, d/2, and the same dopant 
concentration, ND (for charge balance). When the p-pillar is in 
the grounded state, the required voltage to fully deplete both 
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By applying a drain bias, VDS, on the drain, the depletion width, 
WDs, and, WDd, can be expressed as the following simple 
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where q and ψbi are unit charge and built-in potential between 
the p-pillar and the n-pillar, respectively. By using the total 
sheet charge, Qn(x), in the n-pillar,   
)()( DDn WaqNxQ   (cm
-2),                       (6) 
the drain current can be expressed as, 
)()()( xvxZQxI nD   (A),                           (7) 
where x, Z, WD and v(x) are, the lateral dimension from source 
to drain, the depth of pillar into the paper (the third dimension), 
a depletion width at a specific bias, and the velocity of the 
majority carrier. By integrating the current in equation (7) from 
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where L is the length of the superjunction pillar as shown in 
Fig .1. Since the differential form of the depletion width with 
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By inserting equation (9), and v(x)=µndV/dx into equation (8), 
the drain current with respect to the applied drain bias, VDS, 
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where U(VDS) in the second term of equation (11) is 
   3322 23)( sdsdDS uuuuVU   ,                 (12) 
The U(VDS) in equation (11) is a VDS dependent JFET function 
describing the parasitic JFET (or depletion) due to the built-in 
potential and applied drain bias. By dividing the drain voltage, 
VDS, by the drain current in equation (9) and multiplying the 
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When VDS approaches to zero, Rsp has a minimum value 
because the VDS dependent JFET expansion can be ignored. By 
applying the well-known L'Hospital's rule[10] to the second 
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Inserting the pinch-off potential of the pillar in equation (3) 
into the first term of (13), and (14) into the second term of (13), 
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The first term of equation (15) is an ideal specific resistance of 
a superjunction structure with a conductance of qµnND, and the 
second term is the JFET function when VDS= 0 V. In other 
words, cellpitch, d, and zero-bias depletion width, Wbi, are 
proportional to square root of ψp and ψbi, and, therefore, 
equation (15) can also be described in terms of the dimensional 
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   Intuitively, equation (16) can be proved with a simple 
observation. As shown in Fig. 1, the real resistance should be 
multiplied by the ratio of ideal conduction width, d/2, and the 
effective conduction width, (d-Wbi)/2. This means that the 
JFET approach is quite reasonable when describing the on-
state Rsp of a superjunction MOSFET. Equation (16) gives us 
an insight that the Rsp will not be decreased without limit by 
scaling down the cellpitch, d, because the built-in depletion 
width, Wbi, in the denominator will have a value comparable 
with, d. Further, by replacing the first term in equation (16) 
with Fujihira’s ideal model in equation (2), equation (15) can 
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It should be noted that, as shown by Fujihira, the breakdown 
voltage, VB, has a relationship, VB= ECL/2. 
III.  COMPARISON OF ANALYTICAL MODEL WITH SIMULATION 
   In equation (16), the doping concentration, DN that gives 
an optimum trade-off between Rsp and VB has been identified 
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According to Baliga the critical field [2], EC has a mild 
dependence on the doping concentration, ND,  as follows for 
Si: 
8/13100.4)( DC NSiE   )/( cmV  ,                (19-1) 
 
and, for 4H-SiC: 
8/14103.3)( DC NSiCE   )/( cmV  .               (19-2) 
 
By inserting equation (19-1) and (19-2) into equation (18), the 
doping concentration can be expressed as a function of 
cellpitch, d: for Si, 
7/8117/8
. 1088.7)(
  ddCSiN SiND )(
3cm  ,     (20-1) 
and, for 4H-SiC, 
7/8127/8
. 1013.7)(
  ddCSiCN SiCND )(
3cm  .  (20-2) 
 
 
Fig. 2.  Value of optimum concentration (black line), mobility (blue line), and 
approximated mobility below 1 µm (red line) with respect to the cellpitch for 
Si (a), and SiC (b). 
   The optimum concentration of 4H-SiC is around 9 times 
higher than that of silicon, and, as the cellpitch, d, is decreased, 
the concentration becomes higher. Once an optimum 
concentration is given, the ND dependent mobility, µn, can be 
defined at each cellpitch using previously measured data[11], 
[12] obtained, see Fig. 2 (blue line). Additionally, both the 
pinch-off potential, ψp, and built-in potential, ψbi, at a given 
cellpitch can be determined by using the values of optimum 
concentration given by equation (20).   
   Fig. 3 shows the results of the analytical model given by 
equation (15) and simulation result for Si and SiC at L= 40 µm. 


































































































































Both the analytical model and the simulation results show the 
same trend and nearly the same Rsp for the entire range of the 
cellpitch. Initially, Rsp of both Si and SiC devices decrease 
linearly because the zero-bias depletion width, Wbi, is 
negligible compared to the cellpitch, d. However, as the 
cellpitch diminishes below 1 µm, the rate of decrease of the Rsp 
becomes slower owing to the relatively increased JFET width, 
and, finally, both Rsp reach minimum values at 0.18 µm (ND= 
2.08×1017 cm-3) for Si and 0.05 µm (ND= 7.47×1018 cm-3) for 
SiC, respectively. Inconsistent to the previous ideal model 
given by equation (2), further decrease of the cellpitch leads to 
a rapid increase of Rsp owing to the significantly increased 
JFET width. It should be noted that the length of the pillar, L, 
is not a function of the cellpitch, d, i.e., L does not contribute 
to the optimum cellpitch point of Rsp. 
 
Fig. 3.  Calculation of the analytical model in equation (15) with respect the 
cellpitch (black line), and the simulation result (red line) for Si and 4H-SiC. 
Length of pillar, L= 40 µm.  
   For a practical on-state operation, with increasing the drain 
voltage, the Rsp increases because the JFET region in the 
superjunction expands and thus narrowing the conduction path 
(n-pillar) [8]. At the same time, the electron mobility decreases 
(electron velocity increases) and, therefore, a VDS dependent 
mobility model should be employed. Referring to equation 
(13), an empirical model for electron mobility µn(VDS, ND) can 
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Where µn0 is an impurity concentration dependent mobility 
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Inserting the VDS dependent mobility model given by (21-1) 
into equation (13), the Rsp with respect to VDS can be plotted in 
Fig. 4. It should be noted that the mobility model in equation 
(21-1) assumes an average of the electron mobility throughout 
the entire n-pillar. In reality, when a value of the drain bias is 
applied during on-state, the lower part of the pillar sustains a 
higher portion of the applied voltage than the upper part of the 
pillar because the JFET width of the lower part is wider than 
that of the upper part. Therefore, the value of the mobility of 
the lower part of the pillar should be lower than that of the 
upper part of the pillar. This effect is however taken into 
account by using  a simplified model with an average value 
of the mobility. 
 
 
Fig. 4.  Calculation of the analytical model in equation (13) with respect the 
cellpitch (black line), and the simulation result (red line) for Si and 4H-SiC. 
(a) VDS= 0.5 V, (a) VDS= 2.0 V. Length of pillar, L= 40 µm.  
   As shown in Fig. 4. The analytical model showed almost 
the same trend as the simulation data. As the applied drain bias 
increases, the value of the Rsp increases for the entire cellpitch 
owing to the expanded JFET width in the n-pillar. Additionally, 
as expected, the minimum cellpitch is shifted toward a higher 
cellpitch:  for Si, 0.18 µm (0 V), 0.22 µm (0.5 V), and 0.34 µm 
(2.0 V),  for SiC, 0.05 µm (0 V), 0.06 µm (0.5 V), and 0.37 µm 
(2.0 V). These results mean that there is a minimum condition 
when a superjunction’s Rsp starts to increase again. This 
discussion will be presented in the next section. By utilizing 
the Rsp model, and the mobility model given by equation (13) 
and (21), practical Rsp and current density can be obtained at a 




























































































































given drain bias. 
IV. TRUE FIGURE OF MERIT FOR SUPERJUNCTION 
   The last step of this research is finding a new figure of 
merit which can describe the minimum Rsp as found in Fig. 3. 
In equation (15), except for q and L, all of the parameters can 
be expressed as a function of cellpitch, d. Especially, below 1 
µm, as shown in Fig. 2, the electron mobility, µn, is 
approximately dependent on a square root of d: for Si, 
2/12/1
. 1310)( ddCSi Sin    ))/((
2 sVcm   ,   (22-1) 
and, for SiC, 
2/12/1
. 550)( ddCSiC SiCn    ))/((
2 sVcm   .  (22-2) 
Pinch-off potential, ψp, also can be expressed in terms of d, by 
combining equation (3) with (20-1) for Si, 
7/647/6
.. 1007.3 ddC SiSip    )(V ,          (23-1) 
and by combining equation (3) with (20-2) for SiC, 
7/657/6
.. 1034.3 ddC SiCSiCp    )(V .        (23-2) 
By inserting the optimum concentration, ND, given by equation 
(20), the electron mobility, µn, (22) and the pinch-off potential, 
ψp, (23) into equation (15), the Rsp can be expressed as a 
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It should be noted that, since the minimum Rsp is presented at 
high impurity concentration, the built-in potential, ψbi, can be 
assumed to be near the potential of the semiconductor’s 
bandgap, Eg /q, where Eg is the energy bandgap of a material.  
When the differential form, ∂ Ψ(d)/ ∂d, in Equation (24) is 
equal to zero, Ψ(d) has a minimum value and the condition of 
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where Wbi is a built-in depletion width of a superjunction or the 
width of the parasitic JFET as shown in Fig. 1(a). When the 
width of parasitic JFET, Wbi, occupies 60 % of the cellpitch, d, 
the superjunction MOSFET reaches a minimum Rsp and further 
expansion of the JFET rather increases Rsp. Additionally, 
inserting the pinch-off potential relationship in equation (3), 
the optimum concentration relationship in equation (18) into 
equation (25), and assuming ψbi= Eg/q, the optimum cellpitch, 
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This relationship indicates the optimum cellpitch, dOP, moves 
to a relatively lower value when the used material has a 
relatively higher bandgap. In a more quantitative perspective, 
according to Hudgins’s study [13], a semiconductors’ critical 
electric field with an indirect bandgap showed the relationship , 
EC ∝ Eg2.0, and, therefore, the optimum cellpitch should be 
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By inserting the minimum JFET condition in equation (25) and 
the optimum cellpitch in equation (26) into equation (17), a 
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Fig. 5.  Specific resistance versus breakdown voltage for power MOSFETs, 
(a) Si MOSFET: standard (black line), Redrawn Fujihira’s ideal superjunction 
(blue line) [3], and true limit of superjunction (red line), (b) 4H-SiC MOSFET: 
Standard (black line), and true limit of superjunction (red line)  
   As with the original ideal model given in equation (2), the 
real Rsp is linearly proportional to VB. However, owing to the 
zero-bias depletion in the superjunction, the unconfined 
dimensional factor, d, is replaced by Eg/qEC. As a result, the 
on-state resistance is proportional to VBEg/µnεsEC3 rather than  
VBd/µnεsEC2. Additionally, by applying Hudgins’s relationship 
[13], EC ∝  Eg2.0, it can be found that the Rsp of the 
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   The value of Rsp with respect to a given VB is calculated by 
substituting the optimum values for each parameter in equation 
(28). For Si, 
BSisp VR 
4
. 1099.4  )(
2cmm   ,               (31-1) 
where Eg= 1.12 (eV) [13], µn= 592 (cm2/Vs), EC= 5.86×105 
(V/cm), εSi= 1.03×10-12 (F/cm) [12]. For example, a 
commercial silicon power MOSFET with 600 V rating never 
falls below 0.3 mΩcm2. In the case of 4H-SiC,  
BsiCsp VR 
6
. 1079.3  )(
2cmm   ,              (31-2) 
where Eg= 3.25 (eV) [13], µn= 130 (cm2/Vs), EC= 7.54×106 
(V/cm), εSiC= 8.55×10-13 (F/cm) [12].  
   Based on the above values, a SiC power device can have 
around 130 times lower Rsp than a Si device at the optimum 
conditions. However, one should point out that technological 
limitations may limit the ultimate reduction in the SiC on-state 
resistance as the pillars require very heavy doping, ND= 
7.47×1018 cm-3 and the minimum pillar width is only 50 nm. 
We have also made the assumptions that no quantum effects 
apply, and this is justified by the relatively large dimensions 
considered (quantum effects are more prominent at sub 10 nm 
levels). Table 1 shows the ‘ideal’ on-state resistances as 
derived by Baliga [1], [2], Fujihira [3] and in this study (Kang 
and Udrea). This is applied to both silicon and silicon carbide. 
Baliga’s ideal on-state resistance, based on a standard 
MOSFET, is only material dependent and results in a correct 
estimation for a standard power MOSFET but cannot be 
applied to superjunctions and therefore cannot result in a 
meaningful ‘limit of silicon’. Fujihira’s on-state resistance 
applied to superjunctions is more realistic as an ideal limit for 
a given material, but it is important to state that it does not take 
into account the JFET effect and moreover, it cannot be applied 
to very narrow geometries, as for such geometries the effect of 
the built-in voltage (or the applied on-state voltage) cannot be 
neglected. Furthermore, Fujihira’s on-state resistance is not 
only material dependent but also geometry dependent 
(cellpitch). The on-state resistance calculated by Fujihira can 
be used only at relatively large cellpitches (e.g. greater than 0.9 
µm for silicon and greater than 0.25 µm for SiC). In this study, 
we demonstrate that the ultimate (for the ideal) minimum on-
state resistance is not geometry (or technology) dependent but 
only material dependent. The study takes into account the 
JFET effect created by the built-in potential between the 
superjunction pillars and it shows that there is a minimum 
cellpitch beyond which the on-state resistance can no longer 
be decreased. The minimum cellpitch depends on the material 
and is inversely proportional to the bandgap. The study has 
also been extended to take into account the increase in the on-
state voltage (the drain-source voltage) on the JFET effect and 
consequently on the specific on-state resistance. 
   It should be however pointed out that today the on-state 
resistance is still limited by the available technology and 
superjunctions with submicron cellpitches are yet to be 
manufactured. For example, the lowest reported on-state 
resistance for a 650 V silicon superjunction device is 7.8 
mΩcm2 [14]. This was achieved with a cell pitch of 
approximately d= 1.5 µm. The latest commercial CoolMOSTM, 
C7, device has a 10 mΩcm2 [6], [15]. 
   Table 2 shows a comparison of the Figures of merit (FOMs) 
for unipolar power devices. Baliga’s FOM (BFOM) [1], [2], 
Fujihira’s FOM (FFOM) [3] and the FOM derived from this 
study (new FOM) are applied to different materials and scaled 
versus silicon. BFOM is proportional with the Ec3, FFOM with 
Ec2 while the new FOM with Ec2.5. The new FOM, based on a 
2D superjunction design which accounts for the parasitic JEFT 
effect, appears to be placed in between the two previously 
derived FOMs. The new FOM is expressed as a function of the 
critical electric field but can be directly expressed as function 
of the bandgap of the material. In particular, the latter 
expression of the new FOM gives a straight meaningful 
comparison of the wide bandgap materials with a reference to 
silicon.  
Table 1  Ideal on-state resistance for power MOSFET given by Baliga, Fujihira, and this research 
 Baliga Fujihira 
Kang and Udrea      
(this work) 
Si 





@600 V 52.3 0.50 (d= 0.5 µm), 0.028 (d= 0.05 µm) 0.30 
@1200 V 295.8 1.00 (d= 0.5 µm), 0.056 (d= 0.05 µm) 0.60 
4H-SiC 






@600 V 0.05  0.002 
@1200 V 0.28 0.005 
 
 
   It is also worthwhile noting that in order to improve the 
performance of a classical power MOSFET, field plates (FP) 
have been used in the drift region of a power MOSFET [16]–
[18]. Saito compared a SJ with a FP MOSFET and found that 
the theoretical limits for both SJ and FP are the same [18]. It is 
worth to note that a FP design is advantageous for a low 
voltage application (100 ~ 200 V) while the SJ design is more 
suitable for higher voltage when considering a combination of 
ease of manufacturing and energy efficiency. Whereas the 
analysis in this paper is based on a flat vertical electric field 
and a charge balance in the pillars, Saito’s paper assumed a 
vertically bended electric field and a charge imbalance 
condition [19]. In particular, when there is a gradual charge 
imbalance from the bottom to the top of the pillars, the vertical 
electric field of the superjunction has an arch profile. 
Maximum electric field (breakdown) occurs in the middle of 
the pillars for a charge balance case. Saito analysed the 
decrease in the breakdown for the amount of the bending of the 
vertical electric field and suggested an optimum condition for 
a superjunction design [19]. A simple model for the effect of 
the charge imbalance on the breakdown voltage was provided 
in a previous publication using a charge superposition 
principle, but the research did not deal with the minimum on-
state resistance or defining FOMs [20]. 
V. CONCLUSIONS 
   A new method for determining the specific on-state 
resistance of a superjunction MOSFET which accounts for the 
parasitic JFET was introduced. The analytical theory 
developed here is backed up by extensive numerical 
simulations. The study generates a new ‘ideal’ minimum on-
state resistance function of the breakdown voltage. This can be 
applied to different materials for unipolar power devices such 
as silicon or SiC. We have proven that there is a minimum 
cellpitch in superjunctions below which the on-state resistance 
can no longer decrease. This is in contrast with the widely used 
theory of superjunction proposed by Fujihira. The minimum 
cellpitch is shown to be 0.18 µm for Si and 0.05 µm for 4H-
SiC. For example, when applied to a 600V breakdown voltage, 
these give a minimum possible specific on-state resistances of 
the drift region of 0.30 mΩcm2 for Si and 2.28 µΩcm2 for SiC. 
Furthermore, a new figure of merit for unipolar devices was 
defined and applied to different materials. This new FOM 
which takes into account a superjunction design and the effect 
of the built-in potential shows a dependence with the electric 
field to the power of 2.5, (or bandgap to the power of 5) which 
is placed between the more traditional Baliga’s Figure of Merit 
(BFOM) and that derived by Fujihira for superjunctions 
(FFOM).  
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